Abstract-In this paper, we bring in the incomparable features of modification in symmetrical Triple-gate (TG) MOSFET. The modified structure of Triple gate (TG) MOSFET reduces short-channel effects (SCEs) in comparison of the Double-gate (DG) MOSFET model. The threshold voltage, the drain-induced barrier lowering (DIBL) and surface potential are calculated. We will also discuss a model for the transconductance, drain current and drain conductance. The proposed Triple-gate (TG) structure province increase in the trans-conductance and drain current and reduces the shortchannel effects (SCEs), electric field and drain conductance and in comparison of the Double-gate (DG) MOSFET.
INTRODUCTION
Scaling or mapping the CMOS technology into nanometer authorities requires advanced approach in order to overcome a number of short-channel effects (SCEs) [12] . Triple-gate (TG) MOSFET has excellent short-channel effect (SCE) exemption, high trans-conductance and ideal sub-threshold factor [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . With fast-growing technology scaling is used to improve performance, single-gate (SG) MOSFET scaling is preferred to overcome the prejudiced short-channel effects (SCEs) and henceforth to better the device reliableness [14] . The control ability of the gate voltage on the threshold voltage reduces as the channel length decreases because the amount of charge sharing increases from source-to-drain. Therefore, channel length decreases with reduction in the threshold voltage as well as drain-induced barrier lowering (DIBL) have their significant effects that demand to be accosted while offering immunity against SCEs [1, 5] . To raise the exemption versus SCEs, a new structure called a Triple-gate (TG) MOSFET was proposed [1, 16] , which include a thin gate insulator and a gate on all three sides of the channel, as shown in Fig. 1 . Doublegate (DG) MOSFET can be scaled to shortest channel length possible for a given gate oxide thickness, because the back gate can efficiently block out the field penetration from the drain, hence inhibit the short channel effects (SCEs) [19] . In Double-gate (DG) MOSFET, the front and back gates can have ability to control together to get greater I on /I off ratio.
Triple-gate MOSFETs are considered as important candidates for prospective in very large scale integration (VLSI), particularly for low-power and high-performance at 45 nm CMOS Technology [15] . The Triple-gate MOSFET is a non-planar narrow transistor where the gates are wrapping the silicon body. The gates control two lateral channels as well as the top horizontal channel. It is a thin film consists of narrow silicon island with a gate on three of its sides. The triple gate transistor is ideal for use in fully depleted transistor applications. The triple gate MOSFET includes a thin semiconductor body formed on a substrate. A gate dielectric is formed on top surface and side wall of semiconductor body. Source and drain regions formed on semiconductor body on opposite side of gate electrode. Because the gate electrode and gate dielectric surround the semiconductor body on three sides, the transistor has three separate channels and gates. The transistor gate width is equal to sum of each of the three sides of semiconductor body. The 3D-structure of triple-gate MOSFET is schematically shown in Fig. 1 to explain the basic transistor dimensions. Double-Gate (DG) MOSFETs are the good candidate to replace the conventional MOSFETs in this particular region because of their excellent immunity to the short channel effects [12] . It is the most suitable device structure for suppressing short-channel effects such as drain-induced barrier lowering (DIBL) and threshold voltage roll-off as the The role of threshold voltage has an importance with IC applications for achieving targets such as low-voltage, high speed and low power applications. Fig. 2 shows the basic circuit of double-gate SOI MOSFET. It has two gates, which controls the charge in the thin silicon body layer, and allows current flow for both the channels. Because SOI film is thin, a direct charge coupling exists between the front and back gate invariably [13] . In a symmetric long-channel DG MOSFET, the oxide thickness (tox), the gate material and VG are identical for both the gates. In the subthreshold region of operation, since the amount of charge in the fully depleted lightly doped silicon film is negligible, the potential in the entire silicon film is almost constant and depends only on VG resulting in almost ideal subthreshold swing. Since the silicon film is almost equi-potential, an interesting phenomenon of volume inversion [14] is observed. Volume inversion essentially refers to the fact that with increased VG, the entire silicon film is inverted to the same extent. In the DG MOSFET structure, the alignment of the top and bottom gates to each other as well to source/drain diffusion is crucial, as any misalignment results in parasitic capacitance. This problem is resolved in the FinFET, which has a self-aligned triple gate structure. The aim of this research is display how to apply two dimensional (2-D) simulations; the decrease in (SCEs) is demonstrated by the Triple-gate (TG) structure at 45nm technology, whenever at the same time get a higher transconductance is compared to the Double-gate (DG) MOSFET. With this model, we can explain an appreciable decrement in the peak electrical field near the drain end and rise in drain break down voltage. Higher level transconductance and a suitable threshold voltage "roll-up" even for channel lengths of 45nm. We must examine the (2-D) two dimensional modeling inside TG MOSFET and DG MOSFET, it can used to solving Poisson's equations to productive the surface potential, electrical field, drain current [12] , leakage of electric current and DIBL [13] . The model is verified by comparing the model results with the simulation results using Cadence Virtuoso Simulator.
The modified structure of Triple gate (TG) MOSFET reduces short-channel effects (SCEs) in comparison of the Double-gate (DG) MOSFET model. The proposed Triple-gate (TG) structure provide increase in the trans-conductance, surface potential, drain resistance and drain current and reduces the short-channel effects (SCEs), electric field, DIBL, voltage gain and drain conductance in comparison of the Double-gate (DG) MOSFET [22] .
II. ANALYTICAL SOLUTION FOR SURFACE POTENTIAL

A. Body potential
The schematic diagram of an n-channel Triple-gate (TG) MOSFET, the current flow direction is perpendicular as shown in Fig. 4 along the axis. The following assumptions and steps are use for the potential modeling. 1) The potential variation is parabolic between the two lateral gates:
Where ( ) q p, ϕ is the two dimensional body potential to a body region.
This assumption is used for addressing the short channel effects in MOSFETs and describing the variation in potential in the vertical direction (between the front and the back interface). 2) The high depletion and negligible body structure doping is solved using Poisson's equation
3) The surface potential at front end is
This assumption is absolutely explained at q=0 in undoped body because the corner effects are negligible.
4)
The surface potential at back end is ( ) 2
The solution of (2) by using (1) and (3) is given by ( ) (
Where f (q) defined as
In triple gate, the front gate and the lateral gates are connected and give the assumption given by equation (3) . The two dimensional potential is founded by equation (5) . According to equation (5) 
B. Threshold Voltage
In the potential model, the derivation of the threshold voltage is straight forward. The threshold voltage is follows as
In the potential model, the derivation of the threshold voltage is straightforward.
The electrical field Es1 is given by
Substitute the value of Es1 in equation (7) ( ) is the back interface voltage and C is the buried oxide capacitance. Equation (8) and (11) 
III. SIMULATION RESULTS
This section represents 2-D analytical modelling and Cadence Virtuoso tool simulation results of the electric field and minimum surface potential (Ø smin ) of (TG) triple gate MOSEFT. Fig. 5 shows the simulated surface potential and electric field with respect to the channel length (L) of 45nm at the (TG) triple gate structure along with the (SG) single gate model. The surface potential is advance, when drain-source voltage Vds is increased for a fixed value of gate voltage Vg. The drain-source voltage Vds is increased, the minimum surface potential (Ø smin ) shifts towards the source, then we can applying higher level gate to source voltage (Vgs), the magnitude of entire surface potential can also be elevated because of it is reduced the hot carrier effect [17] . Fig. 6 are explain the electric field at drain end of the (TG) triple gate, (SG) single gate and (TG) triple gate MOSFET, the calculated and simulated value of electric field with respect to the channel length of model. The peak value electric field of the triple gate (TG) structure at the drain end is reduced, by approximately (20%) twenty percent with respect to the single gate (TG), single gate (SG) and double gate (DG) model, due to the discontinuous in the surface potential. Fig. 7 shows the variatio length for TG, DG and SG M lowering (DIBL) can take pla drain to source voltage (Vds) a (Vgs) because it reduces the MOSFET [19] . The Cadence are computed as the differenc voltage and saturation threshold (TG) triple gate structure 21.671mV. It can be conclude TG structure is less than the D reducing channel lengths. 
Constant
It is observed that the drain-resistance structure is lower than that of DG and SG reliable with higher current drive capab structure. 
